CLAIMS

What is claimed is:

1	1.	A method for designing an integrated circuit (IC), said method comprising:
2		compiling a hardware description language (HDL) code to produce a
3		technology independent RTL (register transfer level) netlist;
4		allocating a portion of an area of said IC to a specific portion of said
5		technology independent RTL netlist.
1	2.	A method as in claim 1 wherein said allocating restricts circuitry created from
2	said s	pecific portion to said portion of said IC.
1	3.	A method as in claim 1 further comprising:
2		mapping said technology independent RTL netlist to a selected technology
3		architecture.
1	4.	A method as in claim 3 wherein said IC comprises one of a programmable
2	logic	device or an Application Specific IC (ASIC).

- 1 5. A method as in claim 3 wherein said mapping is performed after said
- 2 allocating.
- 1 6. A method as in claim 3 further comprising:

2		performing a place and route operation after said mapping to implement said
3		IC in said selected technology architecture.
1	7.	A method as in claim 3 further comprising:
2		optimizing a design of said IC after said allocating.
1	8.	A method as in claim 7 wherein said optimizing optimizes said IC by removing
2	duplica	tive logic or input/outputs.
110		A method as in claim 3 wherein said HDL code is created without regard to
2	said all	ocating.
19.	10.	A method as in claim 7 wherein said optimizing and said mapping are
2	perform	ned after said allocating.
1	11.	A method as in claim 3 further comprising:
2		mapping portions of said technology independent RTL netlist to a selected
3		technology architecture wherein estimates of IC resources are obtained
4		from said mapping portions and wherein said mapping portions is
5		performed after said compiling and before said mapping.

32_

113. A method as in claim 3 further comprising:

2		optimizing interconnects between modules of said technology independent
3		RTL netlist before said allocating.
112	J8.	A method as in claim 11 wherein said estimates are used to decide how to
2	perform	m said allocating.
1	14.	A method as in claim 13 wherein a user considers said estimates and selects and to decide how to perform said allocating.
1	15.	A method as in claim 3 wherein said IC comprises a programmable logic
2	device	and wherein said method further comprises:
3	-	testing a prototype of a system with said IC;
4		performing a synthesis of said HDL code to generate at least one Application
5		Specific Integrated Circuit (ASIC).
1	16.	A method as in claim 3 further comprising:
2		partitioning said technology independent RTL netlist between representations
3		of said IC and another IC.
1	17.	A method as in claim 16 wherein said partitioning is performed before said
2	mappi	ng.



18.

A method as in claim 16 further comprising:

2		selecting logic designed for placement on one of said IC and said another IC
3		and replicating said logic for placement on the other of said IC and said
4		another IC.
1	19.	A method as in claim 16 further comprising:
2		selecting one RTL component in said technology independent RTL netlist and
3		splitting said one RTL component into a first RTL component designed
4		for placement on said IC and a second RTL component designed for
5		placement on said another IC.
<u>,</u>	አ .	
1	20.	A digital processing system for use in designing an integrated circuit (IC), said
2	digital	processing system comprising:
3		a display device;
4		a memory;
5		a processor coupled to said memory and to said display device, said processor
6		allocating a specific portion of a technology independent RTL (register
7		transfer level) netlist to a portion of said IC, said technology
8		independent RTL netlist being stored in said memory.
Δ!	ŀ.	13
	21.	A digital processing system as in claim 26 wherein said processor compiles a
2	hardwa	are description language (HDL) code to produce said technology independent
3	RTL n	etlist and wherein said allocating restricts circuitry created from said specific
4	portion	to said portion of said IC.

1 25.
A digital processing system as in claim 21 wherein said IC comprises one of a
programmable logic device or an ASIC.

1 25. A digital processing system as in claim 21 wherein said processor maps said technology independent RTL netlist to a selected technology architecture.

A digital processing system as in claim 23 wherein said processor maps said technology independent RTL netlist after said processor performs said allocating.

A digital processing system as in claim wherein said processor performs a place and route operation after said processor maps said technology independent RTL netlist, wherein said place and route operation creates a representation of circuitry in said selected technology architecture.

1 A digital processing system as in claim wherein said processor optimizes a
2 design of said IC after said processor performs said allocating.

A digital processing system as in claim 25 wherein said processor maps said technology independent RTL netlist after said processor performs said allocating.

1 328. A digital processing system as in claim 27 wherein said processor maps
2 portions of said technology independent RTL netlist to said selected technology

6

3	architecture to generate estimates of IC resources and wherein said processor maps
4	said portions after said processor compiles said HDL code.
1	A digital processing system as in claim 27 wherein said processor displays
2	said estimates on said display device and stores said estimates in said memory.
1	36. A digital processing system as in claim 29 wherein said processor displays
2	graphical representations of the area of said IC on said display device and displays on
3	said display device representations of portions of said technology independent RTL
4	netlist and wherein said processor performs said allocating in response to a command
	•
5	from a user.
5	from a user. 34. A digital processing system as in claim 30 wherein estimates of area
512	
1	34. A digital processing system as in claim 30 wherein estimates of area
1 2	A digital processing system as in claim 30 wherein estimates of area requirements of said portions of said technology independent RTL netlist are displayed on said display device.
1 2 3	A digital processing system as in claim 30 wherein estimates of area requirements of said portions of said technology independent RTL netlist are displayed on said display device. 35. 32. A machine readable medium containing a plurality of executable instructions,
1 2 3	A digital processing system as in claim 30 wherein estimates of area requirements of said portions of said technology independent RTL netlist are displayed on said display device. 35. 32. A machine readable medium containing a plurality of executable instructions, which when executed on a digital processing system cause said digital processing
1 2 3	A digital processing system as in claim 30 wherein estimates of area requirements of said portions of said technology independent RTL netlist are displayed on said display device. 35. 32. A machine readable medium containing a plurality of executable instructions,

compiling an hardware description language (HDL) code to produce a

technology independent RTL (register transfer level) netlist;



7	;	allocating a portion of an area of said IC to a specific portion of said
8		technology independent RTL netlist.
1	ble. 38	35
1	<i>38</i>	A machine readable medium as in claim 32 wherein said allocating restricts
2	circuitry	r created from said specific portion to said portion of said IC.
1	34.	35 A machine readable medium as in claim 32, wherein said method further
2	compris	es:
3	1	mapping said technology independent RTL netlist to a selected technology
4		architecture.
	يم.	38
1	<i>35.</i> .	A machine readable medium as in claim 34 wherein said IC comprises one of a
2	program	nmable logic device or an ASIC.
ا و 1	p. 36.	38 A machine readable medium as in claim 34 wherein said mapping is performed
2	after sai	d allocating.
ا	H. 37.	3 ¥.
1	37.	A machine readable medium as in claim 34, said method further comprising:
2	1	performing a place and route operation after said mapping to implement said
3		IC in said selected technology architecture.
1	14.	38 A machine readable medium as in claim 34, said method further comprising:
2		optimizing a design of said IC after said allocating.



1	92. 40.	A machine readable medium as in claim 38 wherein said optimizing optimizes
2	said IC	C by removing duplicative logic or input/outputs.
1	42.	A machine readable medium as in claim 34 wherein said HDL code is created
2	withou	at regard to said allocating.
1	He.	A machine readable medium as in claim 38 wherein said optimizing and said
2	mappi	ng are performed after said allocating.
1	52.	A machine readable medium as in claim 34, said method further comprising:
2		mapping portions of said technology independent RTL netlist to a selected
3		technology architecture wherein estimates of IC resources are obtained
4		from said mapping portions and wherein said mapping portions is
5		performed after said compiling and before said mapping.
1	43.	A machine readable medium as in claim 34, said method further comprising:
2		optimizing interconnects between modules of said technology independent
3		RTL netlist before said allocating.
1	53:	A machine readable medium as in claim & wherein said estimates are used to
2	decide	how to perform said allocating.



50.

1	57 45.	A machine readable medium as in claim 44 wherein a user considers said
2	estima	ites and selects a command to decide how to perform said allocating.
1	5].	A machine readable medium as in claim 34 wherein said IC comprises a
2	progra	mmable logic device and wherein said method further comprises:
3		testing a prototype of a system with said IC;
4		performing a synthesis of said HDL code to generate at least one Application
5		Specific Integrated Circuit (ASIC).
1 2 3	47.	A machine readable medium as in claim 34, said method further comprising: partitioning said technology independent RTL netlist between representations of said IC and another IC.
1	48.	A machine readable medium as in claim 47 wherein said partitioning is
2	perfor	med before said mapping.
1	49.	A machine readable medium as in claim 47, said method further comprising:
2		selecting logic designed for placement on one of said IC and said another IC
3		and replicating said logic for placement on the other of said IC and said
4		another IC.

A machine readable medium as in claim 47, said method further comprising:

2	selecting one RTL component in said technology independent RTL netlist and
3	splitting said one RTL component into a first RTL component designed
4	for placement on said IC and a second RTL component designed for
5	placement on said another IC.
	<i>б</i> .
1	A system for designing an integrated circuit (IC), said system comprising:
2	means for compiling a hardware description language (HDL) code to produce
3	a technology independent RTL (register transfer level) netlist;
4	means for allocating a portion of an area of said IC to a specific portion of said
5	technology independent RTL netlist.
1	52. A system as in claim 54 wherein said allocating restricts circuitry created from said specific portion to said portion of said IC.
l	51 55. A system as in claim 51 further comprising:
2	means for mapping said technology in dependent RTL netlist to a selected
3	technology architecture.
1	A system as in claim wherein said IC comprises one of a programmable
2	logic device or an ASIC.
1	59. A system as in claim 53 wherein said mapping is performed after said
2	allocating.

1	656	A system as in claim 3 further comprising:
2	y	means for performing a place and route operation after said mapping to
3		implement said IC in said selected technology architecture.
	11.	1
1	51.	A system as in claim 53 further comprising:
2		means for optimizing a design of said IC after said allocating.
	12.	Λ1
1	58.	A system as in claim 57 wherein said optimizing optimizes said IC by
2	remov	ing duplicative logic or input/outputs.
1	lel.	A system as in claim 3 wherein said HDL code is created without regard to
2	said al	locating.
	ኅኃ′	11
1	60.	A system as in claim of wherein said optimizing and said mapping are
2	perfor	med after said allocating.
	102.	4
1	61.	A system as in claim 55 further comprising:
2		means for mapping portions of said technology independent RTL netlist to a
3		selected technology architecture wherein estimates of IC resources are
4		obtained from said mapping portions and wherein said mapping
5		portions is performed after said compiling and before said mapping.

10.		61
1	52.	A system as in claim 55 further comprising:
2		means for optimizing interconnects between modules of said technology
3		independent RTL netlist before said allocating.
		47
1	63.	A system as in claim 61 wherein said estimates are used to decide how to
2	perfor	m said allocating.
1	64.	A system as in claim 63 wherein a user considers said estimates and selects a
2	comm	and to decide how to perform said allocating.
		<u> </u>
1	65.	A system as in claim 33 wherein said IC comprises a programmable logic
2	device	e and wherein said system further comprises:
3		means for testing a prototype of a system with said IC;
4		means for performing a synthesis of said HDL code to generate at least one
5		Application Specific Integrated Circuit (ASIC).
		د 1
1	66.	A system as in claim 52 further comprising:
2		means for partitioning said technology independent RTL netlist between
3		representations of said IC and another IC.
1	67.	A system as in claim 66 wherein said partitioning is performed before said
2	manni	inα

1	68.	A system as in claim 66 further comprising:
2		means for selecting logic designed for placement on one of said IC and said
3		another IC and replicating said logic for placement on the other of said
4		IC and said another IC.
1	69.	A system as in claim 66 further comprising:
2		means for selecting one RTL component in said technology independent RTL
3		netlist and splitting said one RTL component into a first RTL
4		component designed for placement on said IC and a second RTL
5		component designed for placement on said another IC.
	1 0	
1	70.	A method as in claim 1 further comprising:
2		selecting logic designed for placement in one of said area of said IC and
3		another area of said IC and replicating said logic for placement on the
4		other of said area and said another area.
	31.	35
1	71.	A machine readable medium as in claim 32, said method further comprising:
2		selecting logic designed for placement in one of said area of said IC and
3		another area of said IC and replicating said logic for placement on the
4		other of said area and said another area.
1 አ	72.	A method as in claim 1 further comprising:

2		selecting one RTL component in said technology independent RTL netlist and
3		splitting said one RTL component into a first RTL component designed
4		for placement in said area of said IC and a second RTL component
5		designed for placement in another area of said IC.
1	22.	A machine readable medium as in claim 72, said method further comprising:
2		selecting one RTL component in said technology independent RTL netlist and
3		splitting said one RTL component into a first RTL component designed
4		for placement in said area of said IC and a second RTL component
5		designed for placement in another area of said IC.